mirror of https://github.com/VLSIDA/OpenRAM.git
fix typo in wordline var
This commit is contained in:
parent
c256a5eb44
commit
796b1913cf
|
|
@ -85,7 +85,7 @@ class local_bitcell_array(bitcell_base_array):
|
||||||
self.array_wordline_inputs = []
|
self.array_wordline_inputs = []
|
||||||
|
|
||||||
self.wordline_names = self.bitcell_array.bitcell_wordline_names
|
self.wordline_names = self.bitcell_array.bitcell_wordline_names
|
||||||
self.all_wordline_names = self.bitcell_array.bitcell_all_wordline_names
|
self.all_wordline_names = self.bitcell_array.all_bitcell_wordline_names
|
||||||
|
|
||||||
self.bitline_names = self.bitcell_array.bitcell_bitline_names
|
self.bitline_names = self.bitcell_array.bitcell_bitline_names
|
||||||
self.all_bitline_names = self.bitcell_array.all_bitcell_bitline_names
|
self.all_bitline_names = self.bitcell_array.all_bitcell_bitline_names
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue