luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 09:58:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Clean up config file organization. Improve gdsMill debug output.

Browse Source
This commit is contained in:
Matt Guthaus
2019-10-23 10:48:18 -07:00
parent e4b490051d
commit 764d4da1bd
119 changed files with 126 additions and 122 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/05_bitcell_array_test.py
+1 -1
View File
@@ -20,7 +20,7 @@ import debug
class array_test(openram_test):
def runTest(self):
globals.init_openram("config_{0}".format(OPTS.tech_name))
globals.init_openram("{}/config".format(OPTS.tech_name))
debug.info(2, "Testing 4x4 array for 6t_cell")
a = factory.create(module_type="bitcell_array", cols=4, rows=4)