mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-30 01:48:33 +02:00
add top level pins for sim
This commit is contained in:
@@ -109,7 +109,7 @@ class rom_precharge_array(design):
|
||||
|
||||
|
||||
def create_precharge_tx(self, col):
|
||||
name = "Xpmos_c{0}".format(col)
|
||||
name = "pmos_c{0}".format(col)
|
||||
pmos = self.add_inst(name=name, mod=self.pmos)
|
||||
self.array_insts.append(pmos)
|
||||
self.pmos_insts.append(pmos)
|
||||
|
||||
Reference in New Issue
Block a user