luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 01:48:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use rx of last pdriver instance after placing instances

Browse Source
This commit is contained in:
Matt Guthaus
2019-01-25 14:17:37 -08:00
parent 614aa54f17
commit 6f32bac1a2
2 changed files with 9 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/control_logic.py
+3 -2
View File
@@ -443,8 +443,9 @@ class control_logic(design.design):
# Connect this at the bottom of the buffer
out_pos = self.clk_buf_inst.get_pin("Z").center()
mid1 = vector(out_pos.x,2*self.m2_pitch)
bus_pos = vector(self.rail_offsets["clk_buf"].x, mid1.y)
self.add_wire(("metal3","via2","metal2"),[out_pos, mid1, bus_pos])
mid2 = vector(self.rail_offsets["clk_buf"].x, mid1.y)
bus_pos = self.rail_offsets["clk_buf"]
self.add_wire(("metal3","via2","metal2"),[out_pos, mid1, mid2, bus_pos])
# The pin is on M1, so we need another via as well
self.add_via_center(layers=("metal1","via1","metal2"),
offset=self.clk_buf_inst.get_pin("Z").center())