luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Blackbox option for DRC waivers

This commit is contained in:
Matt Guthaus 2019-11-29 15:50:32 -08:00
parent bedae87315
commit 6ef1b6a4ec
4 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/options.py
View File

@ -86,8 +86,6 @@ class options(optparse.Values):
check_lvsdrc = False check_lvsdrc = False
# This determines whether LVS and DRC is checked for every submodule. # This determines whether LVS and DRC is checked for every submodule.
inline_lvsdrc = False inline_lvsdrc = False
# Treat the bitcell as a black box (no DRC, LVS, or extraction)
blackbox_bitcell = False
# Remove noncritical memory cells for characterization speed-up # Remove noncritical memory cells for characterization speed-up
trim_netlist = False trim_netlist = False
# Run with extracted parasitics # Run with extracted parasitics

5
compiler/tests/01_library_drc_test.py
View File

@ -42,6 +42,11 @@ def setup_files():
files = os.listdir(gds_dir) files = os.listdir(gds_dir)
nametest = re.compile("\.gds$", re.IGNORECASE) nametest = re.compile("\.gds$", re.IGNORECASE)
gds_files = list(filter(nametest.search, files)) gds_files = list(filter(nametest.search, files))
import tech
if tech.blackbox_bitcell:
# Ignore DRC of all bitcells
nametest = re.compile("cell", re.IGNORECASE)
gds_files = list(filter(lambda v: not nametest.search(v), gds_files))
return (gds_dir, gds_files) return (gds_dir, gds_files)

2
technology/freepdk45/tech/tech.py
View File

@ -344,6 +344,8 @@ drc_name = "calibre"
lvs_name = "calibre" lvs_name = "calibre"
pex_name = "calibre" pex_name = "calibre"
blackbox_bitcell = False
################################################### ###################################################
##END Technology Tool Preferences ##END Technology Tool Preferences
################################################### ###################################################

2
technology/scn4m_subm/tech/tech.py
View File

@ -310,6 +310,8 @@ drc_name = "magic"
lvs_name = "netgen" lvs_name = "netgen"
pex_name = "magic" pex_name = "magic"
blackbox_bitcell = False
################################################### ###################################################
##END Technology Tool Preferences ##END Technology Tool Preferences
################################################### ###################################################