mirror of https://github.com/VLSIDA/OpenRAM.git
Changed test name for multibank verilog test
This commit is contained in:
parent
8f00e396cd
commit
6b5fe8a096
Loading…
Reference in New Issue