mirror of https://github.com/VLSIDA/OpenRAM.git
adding variable for w_ports to be used in multiport design
This commit is contained in:
parent
7d3f7eefac
commit
683f5fb9fc
|
|
@ -48,6 +48,7 @@ class options(optparse.Values):
|
|||
# These are the configuration parameters
|
||||
rw_ports = 1
|
||||
r_ports = 0
|
||||
w_ports = 0
|
||||
# These will get initialized by the the file
|
||||
supply_voltages = ""
|
||||
temperatures = ""
|
||||
|
|
|
|||
Loading…
Reference in New Issue