mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-03 08:27:11 +02:00
Use default bitcell name if one isn't provided.
Signed-off-by: Tim 'mithro' Ansell <[email protected]>
This commit is contained in:
@@ -36,6 +36,9 @@ class bitcell(bitcell_base.bitcell_base):
|
||||
storage_nets = ['Q', 'Q_bar']
|
||||
|
||||
def __init__(self, name=""):
|
||||
if not name:
|
||||
name = self.name
|
||||
|
||||
bitcell_base.bitcell_base.__init__(self, name)
|
||||
debug.info(2, "Create bitcell")
|
||||
|
||||
|
||||
Reference in New Issue
Block a user