mirror of https://github.com/VLSIDA/OpenRAM.git
Use default bitcell name if one isn't provided.
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
This commit is contained in:
parent
5c1250191c
commit
6514bcb4c1
|
|
@ -36,6 +36,9 @@ class bitcell(bitcell_base.bitcell_base):
|
|||
storage_nets = ['Q', 'Q_bar']
|
||||
|
||||
def __init__(self, name=""):
|
||||
if not name:
|
||||
name = self.name
|
||||
|
||||
bitcell_base.bitcell_base.__init__(self, name)
|
||||
debug.info(2, "Create bitcell")
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue