mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-30 01:48:33 +02:00
Added initial version of analytical power esitmation. Loops through instances but power estimate is not accurate.
This commit is contained in:
@@ -112,5 +112,5 @@ class tri_gate_array(design.design):
|
||||
def analytical_delay(self, slew, load=0.0):
|
||||
return self.tri.analytical_delay(slew = slew, load = load)
|
||||
|
||||
def analytical_power(self, slew, load=0.0):
|
||||
return self.tri.analytical_power(slew = slew, load = load)
|
||||
# def analytical_power(self, slew, load=0.0):
|
||||
# return self.tri.analytical_power(slew = slew, load = load)
|
||||
|
||||
Reference in New Issue
Block a user