luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 16:51:40 +02:00
Code Issues Packages Projects Releases Wiki Activity

Remove banks from example configs

Browse Source
This commit is contained in:
Matt Guthaus
2018-10-12 10:23:34 -07:00
parent 50cc8023a4
commit 5e9fe65907
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/example_config_freepdk45.py
+1 -1
View File
@@ -7,7 +7,7 @@ supply_voltages = [1.0]
temperatures = [25]
output_path = "temp"
output_name = "sram_{0}_{1}_{2}_{3}".format(word_size,num_words,num_banks,tech_name)
output_name = "sram_{0}_{1}_{2}".format(word_size,num_words,tech_name)
#Below are some additions to test additional ports on sram
#bitcell = "pbitcell"
compiler/example_config_scn4m_subm.py
+1 -1
View File
@@ -7,4 +7,4 @@ supply_voltages = [ 5.0 ]
temperatures = [ 25 ]
output_path = "temp"
output_name = "sram_{0}_{1}_{2}_{3}".format(word_size,num_words,num_banks,tech_name)
output_name = "sram_{0}_{1}_{2}".format(word_size,num_words,tech_name)