luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 10:39:35 +02:00
Code Issues Packages Projects Releases Wiki Activity

remove whitespace

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2023-08-03 00:42:42 -07:00
parent 61cfa55d75
commit 5e01bad2ee
4 changed files with 26 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/replica_column.py
+2 -2
View File
@@ -87,7 +87,7 @@ class replica_column(bitcell_base_array):
def create_instances(self):
self.cell_inst = {}
core_block = [[0 for x in range(1)] for y in range(self.total_size)]
core_block = [[0 for x in range(1)] for y in range(self.total_size)]
current_row = self.row_start
for row in range(self.total_size):
@@ -99,7 +99,7 @@ class replica_column(bitcell_base_array):
core_block[row][0] = geometry.instance("rbc_{}".format(row), mod=self.replica_cell, is_bitcell=True, mirror='MX')
else:
core_block[row][0] = geometry.instance("rbc_{}".format(row), mod=self.replica_cell, is_bitcell=True)
else:
else:
if current_row %2:
core_block[row][0] = geometry.instance("rbc_{}".format(row), mod=self.dummy_cell, is_bitcell=True, mirror='MX')
else: