mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-30 01:48:33 +02:00
remove whitespace
This commit is contained in:
@@ -66,7 +66,7 @@ class bitcell_array(bitcell_base_array):
|
||||
|
||||
self.pattern = pattern(self, "bitcell_array", core_block, num_rows=self.row_size, num_cols=self.column_size)
|
||||
self.pattern.connect_array()
|
||||
|
||||
|
||||
for key in self.cell_inst.keys():
|
||||
if key != (0,0):
|
||||
self.trim_insts.add(self.cell_inst[key].name)
|
||||
|
||||
Reference in New Issue
Block a user