luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix p_en_bar at top level. Change default scn4m period to 10ns.

Browse Source
This commit is contained in:
Matt Guthaus
2018-11-27 14:44:55 -08:00
parent c45f990413
commit 5d59863efc
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/sram_base.py
+3 -3
View File
@@ -143,7 +143,7 @@ class sram_base(design):
self.control_bus_names[port] = ["clk_buf{}".format(port)]
wen = "w_en{}".format(port)
sen = "s_en{}".format(port)
pen = "p_en{}".format(port)
pen = "p_en_bar{}".format(port)
if self.port_id[port] == "r":
self.control_bus_names[port].extend([sen, pen])
elif self.port_id[port] == "w":
@@ -293,7 +293,7 @@ class sram_base(design):
for port in self.read_ports:
temp.append("s_en{0}".format(port))
for port in self.read_ports:
temp.append("p_en{0}".format(port))
temp.append("p_en_bar{0}".format(port))
for port in self.write_ports:
temp.append("w_en{0}".format(port))
for port in self.all_ports:
@@ -419,7 +419,7 @@ class sram_base(design):
if port in self.write_ports:
temp.append("w_en{}".format(port))
if port in self.read_ports:
temp.append("p_en{}".format(port))
temp.append("p_en_bar{}".format(port))
temp.extend(["wl_en{}".format(port), "clk_buf{}".format(port), "vdd", "gnd"])
self.connect_inst(temp)