luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-07 11:21:14 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix control signal names on control_logic input

Browse Source
This commit is contained in:
Matt Guthaus
2018-07-18 13:41:44 -07:00
parent b88947ef5c
commit 58896a6f8e
1 changed files with 1 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/sram_base.py
+1 -8
View File
@@ -382,17 +382,10 @@ class sram_base(design):
def add_control_logic(self, position):
""" Add and place control logic """
inputs = []
for i in self.control_logic_inputs:
if i != "clk":
inputs.append(i+"_s")
else:
inputs.append(i)
self.control_logic_inst=self.add_inst(name="control",
mod=self.control_logic,
offset=position)
self.connect_inst(inputs + self.control_logic_outputs + ["vdd", "gnd"])
self.connect_inst(self.control_logic_inputs + self.control_logic_outputs + ["vdd", "gnd"])