luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

updated the cell name for layout and schematic

Browse Source
This commit is contained in:
hadirkhan10
2023-10-31 23:24:21 -07:00
committed by SWalker
parent 4b4153bdea
commit 561e0c228c
2 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/gf180mcu/gds_lib/018SRAM_cell1_128x8m81.gds → technology/gf180mcu/gds_lib/cell1rw.gds
BIN
View File
Binary file not shown.
technology/gf180mcu/sp_lib/018SRAM_cell1_128x8m81.sp → technology/gf180mcu/sp_lib/cell1rw.sp
+1 -1
View File
@@ -1,6 +1,6 @@
* NGSPICE file created from 018SRAM_cell1_128x8m81.ext - technology: gf180mcuC
.subckt x018SRAM_cell1_128x8m81 VDD WL GND BL BR nwell pwell
.subckt cell1rw VDD WL GND BL BR nwell pwell
X0 GND a_63_149# a_18_103# pwell nmos_6p0 w=0.95u l=0.6u
X1 a_18_103# WL BL pwell nmos_6p0 w=0.6u l=0.77u
X2 a_63_149# a_18_103# VDD nwell pmos_6p0 w=0.6u l=0.6u