luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

All bitcells need a vdd/gnd pin

This commit is contained in:
mrg 2020-06-28 15:09:47 -07:00
parent 751eab202b
commit 5285468380
1 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
compiler/modules/bitcell_base_array.py
View File

@ -102,11 +102,12 @@ class bitcell_base_array(design.design):
width=self.width, width=self.width,
height=wl_pin.height()) height=wl_pin.height())
# Copy a vdd/gnd layout pin from every column in the first row # Copy a vdd/gnd layout pin from every cell
for col in range(self.column_size): for row in range(self.row_size):
inst = self.cell_inst[0, col] for col in range(self.column_size):
for pin_name in ["vdd", "gnd"]: inst = self.cell_inst[row, col]
self.copy_layout_pin(inst, pin_name) for pin_name in ["vdd", "gnd"]:
self.copy_layout_pin(inst, pin_name)
def _adjust_x_offset(self, xoffset, col, col_offset): def _adjust_x_offset(self, xoffset, col, col_offset):
tempx = xoffset tempx = xoffset