luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-31 18:25:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

support multi cell wide precharge cells

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2021-04-23 22:49:29 -07:00
parent e976c4043b
commit 4ea0fcd068
6 changed files with 23 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/pgates/precharge.py
+5 -1
View File
@@ -30,7 +30,11 @@ class precharge(design.design):
self.beta = parameter["beta"]
self.ptx_width = self.beta * parameter["min_tx_size"]
self.ptx_mults = 1
self.width = self.bitcell.width
if(cell_props.use_strap):
strap = factory.create(module_type=cell_props.strap_module, version=cell_props.strap_version)
self.width = self.bitcell.width + strap.width
else:
self.width = self.bitcell.width
self.bitcell_bl = bitcell_bl
self.bitcell_br = bitcell_br
self.bitcell_bl_pin =self.bitcell.get_pin(self.bitcell_bl)