luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-08 04:11:47 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'dev' into supply_routing

Browse Source
This commit is contained in:
Matt Guthaus
2018-10-17 09:47:18 -07:00
parent 5cb3a24b19 5d6944953b
commit 4bf1e206e2
13 changed files with 409 additions and 821 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/control_logic.py
+1 -1
View File
@@ -95,7 +95,7 @@ class control_logic(design.design):
# FIXME: These should be tuned according to the size!
delay_stages = 4 # Must be non-inverting
delay_fanout = 3 # This can be anything >=2
bitcell_loads = int(math.ceil(self.num_rows / 5.0))
bitcell_loads = int(math.ceil(self.num_rows / 2.0))
self.replica_bitline = replica_bitline(delay_stages, delay_fanout, bitcell_loads, name="replica_bitline_"+self.port_type)
self.add_mod(self.replica_bitline)