luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update column decoder and dff array supplies

This commit is contained in:
mrg 2022-05-17 15:49:50 -07:00
parent c8905c410a
commit 3e02a0e7df
2 changed files with 12 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/modules/column_decoder.py
View File

@ -87,8 +87,8 @@ class column_decoder(design.design):
def route_supplies(self): def route_supplies(self):
""" Propagate all vdd/gnd pins up to this level for all modules """ """ Propagate all vdd/gnd pins up to this level for all modules """
if self.col_addr_size == 1: if self.col_addr_size == 1:
self.copy_power_pins(self.column_decoder_inst, "vdd") self.copy_layout_pin(self.column_decoder_inst, "vdd")
self.copy_power_pins(self.column_decoder_inst, "gnd") self.copy_layout_pin(self.column_decoder_inst, "gnd")
else: else:
self.route_vertical_pins("vdd", self.insts, xside="rx",) self.route_vertical_pins("vdd", self.insts, xside="rx",)
self.route_vertical_pins("gnd", self.insts, xside="lx",) self.route_vertical_pins("gnd", self.insts, xside="lx",)

19
compiler/modules/dff_array.py
View File

@ -108,22 +108,23 @@ class dff_array(design.design):
return dout_name return dout_name
def route_supplies(self): def route_supplies(self):
if OPTS.experimental_power and self.rows > 1: if self.rows > 1:
# Vertical straps on ends if multiple rows # Vertical straps on ends if multiple rows
left_dff_insts = [self.dff_insts[x, 0] for x in range(self.rows)] left_dff_insts = [self.dff_insts[x, 0] for x in range(self.rows)]
right_dff_insts = [self.dff_insts[x, self.columns-1] for x in range(self.rows)] right_dff_insts = [self.dff_insts[x, self.columns-1] for x in range(self.rows)]
self.route_vertical_pins("vdd", left_dff_insts, xside="lx", yside="cy") self.route_vertical_pins("vdd", left_dff_insts, xside="lx", yside="cy")
self.route_vertical_pins("gnd", right_dff_insts, xside="rx", yside="cy") self.route_vertical_pins("gnd", right_dff_insts, xside="rx", yside="cy")
else: else:
for row in range(self.rows):
for col in range(self.columns):
# Continous vdd rail along with label.
vdd_pin=self.dff_insts[row, col].get_pin("vdd")
self.copy_power_pin(vdd_pin)
# Continous gnd rail along with label. # Add connections every 4 cells
gnd_pin=self.dff_insts[row, col].get_pin("gnd") for col in range(1, self.columns, 4):
self.copy_power_pin(gnd_pin) vdd_pin=self.dff_insts[0, col].get_pin("vdd")
self.add_power_pin("vdd", vdd_pin.lc())
# Add connections every 4 cells
for col in range(1, self.columns, 4):
gnd_pin=self.dff_insts[0, col].get_pin("gnd")
self.add_power_pin("gnd", gnd_pin.rc())
def add_layout_pins(self): def add_layout_pins(self):
for row in range(self.rows): for row in range(self.rows):