mirror of https://github.com/VLSIDA/OpenRAM.git
changed pbitcell_array tests in regards to addition of read/write ports in pbitcell
This commit is contained in:
parent
7af95e4723
commit
3971835f24
|
|
@ -48,15 +48,44 @@ class bitcell(design.design):
|
||||||
|
|
||||||
def list_row_pins(self):
|
def list_row_pins(self):
|
||||||
# Creates a list of row pins
|
# Creates a list of row pins
|
||||||
row_pins = ["WL"]
|
row_pins = ["wl"]
|
||||||
|
return row_pins
|
||||||
|
|
||||||
|
def list_read_row_pins(self):
|
||||||
|
# Creates a list of row pins
|
||||||
|
row_pins = ["wl"]
|
||||||
|
return row_pins
|
||||||
|
|
||||||
|
def list_write_row_pins(self):
|
||||||
|
# Creates a list of row pins
|
||||||
|
row_pins = ["wl"]
|
||||||
return row_pins
|
return row_pins
|
||||||
|
|
||||||
|
|
||||||
def list_column_pins(self):
|
def list_column_pins(self):
|
||||||
# Creates a list of column pins
|
# Creates a list of column pins
|
||||||
column_pins = ["BL", "BR"]
|
column_pins = ["bl", "br"]
|
||||||
return column_pins
|
return column_pins
|
||||||
|
|
||||||
|
def list_read_column_pins(self):
|
||||||
|
# Creates a list of column pins
|
||||||
|
column_pins = ["bl"]
|
||||||
|
return column_pins
|
||||||
|
|
||||||
|
def list_read_bar_column_pins(self):
|
||||||
|
# Creates a list of column pins
|
||||||
|
column_pins = ["br"]
|
||||||
|
return column_pins
|
||||||
|
|
||||||
|
def list_write_column_pins(self):
|
||||||
|
# Creates a list of column pins
|
||||||
|
column_pins = ["bl"]
|
||||||
|
return column_pins
|
||||||
|
|
||||||
|
def list_write_bar_column_pins(self):
|
||||||
|
# Creates a list of column pins
|
||||||
|
column_pins = ["br"]
|
||||||
|
return column_pins
|
||||||
|
|
||||||
def analytical_power(self, proc, vdd, temp, load):
|
def analytical_power(self, proc, vdd, temp, load):
|
||||||
"""Bitcell power in nW. Only characterizes leakage."""
|
"""Bitcell power in nW. Only characterizes leakage."""
|
||||||
|
|
|
||||||
|
|
@ -24,12 +24,16 @@ class array_multiport_test(openram_test):
|
||||||
import bitcell_array
|
import bitcell_array
|
||||||
|
|
||||||
OPTS.bitcell = "pbitcell"
|
OPTS.bitcell = "pbitcell"
|
||||||
|
OPTS.rw_ports = 2
|
||||||
|
OPTS.r_ports = 2
|
||||||
|
OPTS.w_ports = 2
|
||||||
|
|
||||||
debug.info(2, "Testing 4x4 array for multiport bitcell")
|
debug.info(2, "Testing 4x4 array for multiport bitcell")
|
||||||
a = bitcell_array.bitcell_array(name="pbitcell_array", cols=4, rows=4)
|
a = bitcell_array.bitcell_array(name="pbitcell_array", cols=4, rows=4)
|
||||||
self.local_check(a)
|
self.local_check(a)
|
||||||
|
|
||||||
OPTS.check_lvsdrc = True
|
OPTS.check_lvsdrc = True
|
||||||
globals.end_openram()
|
#globals.end_openram()
|
||||||
|
|
||||||
# instantiate a copy of the class to actually run the test
|
# instantiate a copy of the class to actually run the test
|
||||||
if __name__ == "__main__":
|
if __name__ == "__main__":
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue