luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix s_en in stim

This commit is contained in:
jcirimel 2020-01-16 12:16:49 -08:00
parent 075bf0d841
commit 364842569a
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/characterizer/delay.py
View File

@ -286,7 +286,7 @@ class delay(simulation):
enable_name = sa_mods[0].get_enable_name() enable_name = sa_mods[0].get_enable_name()
sen_name = self.get_alias_in_path(paths, enable_name, sa_mods[0]) sen_name = self.get_alias_in_path(paths, enable_name, sa_mods[0])
if OPTS.use_pex: if OPTS.use_pex:
#get sense amp multi bank sen_name = sen_name.split('.')[-1]
return sen_name return sen_name
def get_bl_name(self, paths, port): def get_bl_name(self, paths, port):

2
compiler/sram/sram_1bank.py
View File

@ -480,7 +480,7 @@ class sram_1bank(sram_base):
debug.error("Signal={} not contained in control logic connections={}"\ debug.error("Signal={} not contained in control logic connections={}"\
.format(sen_name, control_conns)) .format(sen_name, control_conns))
if sen_name in self.pins: if sen_name in self.pins:
debug.error("Internal signal={} contained in port list. Name defined by the parent.") debug.error("Internal signal={} contained in port list. Name defined by the parent.")
return "X{}.{}".format(sram_name, sen_name) return "X{}.{}".format(sram_name, sen_name)
def get_cell_name(self, inst_name, row, col): def get_cell_name(self, inst_name, row, col):