luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 18:02:23 +02:00
Code Issues Packages Projects Releases Wiki Activity

Remove +1 to induce error.

Browse Source
This commit is contained in:
mrg
2019-05-31 10:55:17 -07:00
parent d789f93743
commit 301f032619
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/bank.py
+1 -1
View File
@@ -352,7 +352,7 @@ class bank(design.design):
self.addr_size = self.col_addr_size + self.row_addr_size
debug.check(self.num_rows*self.num_cols==self.word_size*self.num_words,"Invalid bank sizes.")
debug.check(1+self.addr_size==self.col_addr_size + self.row_addr_size,"Invalid address break down.")
debug.check(self.addr_size==self.col_addr_size + self.row_addr_size,"Invalid address break down.")
# Width for the vdd/gnd rails
self.supply_rail_width = 4*self.m2_width