luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove unused config files

This commit is contained in:
Matt Guthaus 2019-11-29 12:35:35 -08:00
parent 0cdd3af1aa
commit 2a912dab7a
5 changed files with 0 additions and 80 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
compiler/tests/scn3me_subm/config.py
View File

@ -1,22 +0,0 @@
# See LICENSE for licensing information.
#
# Copyright (c) 2016-2019 Regents of the University of California and The Board
# of Regents for the Oklahoma Agricultural and Mechanical College
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
word_size = 1
num_words = 16
tech_name = "scn3me_subm"
process_corners = ["TT"]
supply_voltages = [5.0]
temperatures = [25]
route_supplies = True
check_lvsdrc = True
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"

23
compiler/tests/scn3me_subm/config_back_end.py
View File

@ -1,23 +0,0 @@
# See LICENSE for licensing information.
#
# Copyright (c) 2016-2019 Regents of the University of California and The Board
# of Regents for the Oklahoma Agricultural and Mechanical College
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
word_size = 1
num_words = 16
tech_name = "scn3me_subm"
process_corners = ["TT"]
supply_voltages = [5.0]
temperatures = [25]
route_supplies = True
check_lvsdrc = True
inline_lvsdrc = True
analytical_delay = False
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"

21
compiler/tests/scn3me_subm/config_front_end.py
View File

@ -1,21 +0,0 @@
# See LICENSE for licensing information.
#
# Copyright (c) 2016-2019 Regents of the University of California and The Board
# of Regents for the Oklahoma Agricultural and Mechanical College
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
word_size = 1
num_words = 16
tech_name = "scn3me_subm"
process_corners = ["TT"]
supply_voltages = [5.0]
temperatures = [25]
analytical_delay = False
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"

7
technology/freepdk45/config.py
View File

@ -1,7 +0,0 @@
process_corners = ["TT"]
supply_voltages = [1.0]
temperatures = [25]
drc_name = "calibre"
lvs_name = "calibre"
pex_name = "calibre"

7
technology/scn4m_subm/config.py
View File

@ -1,7 +0,0 @@
process_corners = ["TT"]
supply_voltages = [5.0]
temperatures = [25]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"