luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix missing imports in replica bitcells.

This commit is contained in:
mrg 2020-11-03 15:24:44 -08:00
parent 2f12c77668
commit 29f4ee492b
3 changed files with 30 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
compiler/bitcells/replica_bitcell.py
View File

@ -8,7 +8,8 @@
import debug
import bitcell_base
from tech import cell_properties as props
from tech import parameter
from tech import parameter, drc
import logical_effort
class replica_bitcell(bitcell_base.bitcell_base):
@ -47,7 +48,7 @@ class replica_bitcell(bitcell_base.bitcell_base):
"""Bitcell power in nW. Only characterizes leakage."""
from tech import spice
leakage = spice["bitcell_leakage"]
dynamic = 0 #temporary
dynamic = 0 # FIXME
total_power = self.return_power(dynamic, leakage)
return total_power

3
compiler/bitcells/replica_bitcell_1rw_1r.py
View File

@ -8,7 +8,8 @@
import debug
import bitcell_base
from tech import cell_properties as props
from tech import parameter
from tech import parameter, drc
import logical_effort
class replica_bitcell_1rw_1r(bitcell_base.bitcell_base):

2
compiler/bitcells/replica_bitcell_1w_1r.py
View File

@ -8,6 +8,8 @@
import debug
import bitcell_base
from tech import cell_properties as props
from tech import parameter, drc
import logical_effort
class replica_bitcell_1w_1r(bitcell_base.bitcell_base):