luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

compiler: multibank: Fix syntax error. 

* compiler/modules/multibank.py (multibank) [compute_sizes]: Fix
syntax error.
This commit is contained in:
Gabriel Wicki 2026-03-31 22:28:10 +02:00
parent ea15a81443
commit 26e11044db
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/modules/multibank.py
View File

@ -160,7 +160,7 @@ class multibank(design):
self.central_bus_width = self.m2_pitch * self.num_control_lines + 2*self.m2_width
# A space for wells or jogging m2
self.m2_gap = max(2*drc("pwell_to_nwell"] + drc["well_enclose_active"),
self.m2_gap = max(2*drc("pwell_to_nwell") + drc("well_enclose_active"),
2*self.m2_pitch)