luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove temp files

This commit is contained in:
Matt Guthaus 2018-01-30 08:05:50 -08:00
parent 8fcb551953
commit 264d55b16c
2 changed files with 0 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/tests/bsim4v4.out
View File

@ -1,6 +0,0 @@
BSIM4: Berkeley Short Channel IGFET Model-4
Developed by Xuemei (Jane) Xi, Jin He, Mohan Dunga, Prof. Ali Niknejad and Prof. Chenming Hu in 2003.
++++++++++ BSIM4v4 PARAMETER CHECKING BELOW ++++++++++
Warning: This model supports BSIM4.2.1, 4.3.0 and 4.4.0; you specified a wrong version number.
Model = nmos_vtg

15
compiler/tests/catfile
View File

@ -1,15 +0,0 @@
05_bitcell_array_test.py
06_hierarchical_decoder_test.py
06_hierarchical_predecode2x4_test.py
06_hierarchical_predecode3x8_test.py
07_single_level_column_mux_array_test.py
08_precharge_array_test.py
09_sense_amp_array_test.py
10_write_driver_array_test.py
11_ms_flop_array_test.py
12_tri_gate_array_test.py
13_delay_chain_test.py
14_replica_bitline_test.py
16_control_logic_test.py
19_multi_bank_test.py
19_single_bank_test.py