luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 16:31:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix for replica column mirroring over y

Browse Source
This commit is contained in:
Joey Kunzler
2020-05-28 20:31:21 -07:00
parent 7505fa5aef
commit 218a553ac5
2 changed files with 7 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/14_replica_bitcell_1rw_1r_array_test.py
+3 -3
View File
@@ -28,9 +28,9 @@ class replica_bitcell_array_test(openram_test):
OPTS.num_r_ports = 1
OPTS.num_w_ports = 0
# debug.info(2, "Testing 4x4 array for cell_1rw_1r")
# a = factory.create(module_type="replica_bitcell_array", cols=4, rows=4, left_rbl=2, right_rbl=0, bitcell_ports=[0,1])
# self.local_check(a)
debug.info(2, "Testing 4x4 array for cell_1rw_1r")
a = factory.create(module_type="replica_bitcell_array", cols=4, rows=4, left_rbl=2, right_rbl=0, bitcell_ports=[0,1])
self.local_check(a)
debug.info(2, "Testing 4x4 array for cell_1rw_1r")
a = factory.create(module_type="replica_bitcell_array", cols=4, rows=4, left_rbl=1, right_rbl=1, bitcell_ports=[0,1])