luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-31 18:25:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Added graph to characterizer to get net names and perform s_en checks. Graph not working with column mux.

Browse Source
This commit is contained in:
Hunter Nichols
2019-05-14 14:44:49 -07:00
parent b30c20ffb5
commit 178d3df5f5
6 changed files with 121 additions and 62 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/tri_gate.py
+1 -1
View File
@@ -10,7 +10,7 @@ class tri_gate(design.design):
netlist should be available in the technology library.
"""
pin_names = ["in", "out", "en", "en_bar", "gnd", "vdd"]
pin_names = ["in", "out", "en", "en_bar", "vdd", "gnd"]
type_list = ["INPUT", "OUTPUT", "INPUT", "INPUT", "POWER", "GROUND"]
(width,height) = utils.get_libcell_size("tri_gate", GDS["unit"], layer["boundary"])
pin_map = utils.get_libcell_pins(pin_names, "tri_gate", GDS["unit"])