luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 09:58:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

fixing decoder lvs

Browse Source
This commit is contained in:
Jacob Walker
2023-03-30 11:30:50 -07:00
parent 559300e5cc
commit 16df8e0e43
7 changed files with 89 additions and 53 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/rom_address_control_array.py
+2
View File
@@ -65,7 +65,9 @@ class rom_address_control_array(design):
def add_pins(self):
for col in range(self.cols):
self.add_pin("A{0}_in".format(col), "INPUT")
for col in range(self.cols):
self.add_pin("A{0}_out".format(col), "OUTPUT")
for col in range(self.cols):
self.add_pin("Abar{0}_out".format(col), "OUTPUT")
self.add_pin("clk", "INPUT")
self.add_pin("vdd", "POWER")