Add some router tests for SCMOS. Not all are there. Found bug in off-grid pin access for one test that is still there.

This commit is contained in:
mguthaus 2017-05-24 13:57:27 -07:00
parent c3769bd375
commit 14b040720b
20 changed files with 15 additions and 14 deletions

View File

@ -56,8 +56,7 @@ class no_blockages_test(unittest.TestCase):
r.route(layer_stack,src="A",dest="B")
r.add_route(self)
r = routing("test1", "01_no_blockages_test")
r = routing("test1", "01_no_blockages_test_{0}".format(OPTS.tech_name))
self.local_check(r)
# fails if there are any DRC errors on any cells

View File

@ -56,7 +56,7 @@ class blockages_test(unittest.TestCase):
r.route(layer_stack,src="A",dest="B")
r.add_route(self)
r = routing("test1", "02_blockages_test")
r = routing("test1", "02_blockages_test_{0}".format(OPTS.tech_name))
self.local_check(r)
# fails if there are any DRC errors on any cells

View File

@ -55,7 +55,7 @@ class same_layer_pins_test(unittest.TestCase):
r.route(layer_stack,src="A",dest="B")
r.add_route(self)
r = routing("test1", "03_same_layer_pins_test")
r = routing("test1", "03_same_layer_pins_test_{0}".format(OPTS.tech_name))
self.local_check(r)

View File

@ -57,9 +57,7 @@ class diff_layer_pins_test(unittest.TestCase):
r.route(layer_stack,src="A",dest="B")
r.add_route(self)
r = routing("test1", "04_diff_layer_pins_test")
r = routing("test1", "04_diff_layer_pins_test_{0}".format(OPTS.tech_name))
self.local_check(r)
# fails if there are any DRC errors on any cells

View File

@ -62,7 +62,7 @@ class two_nets_test(unittest.TestCase):
r = routing("test1", "05_two_nets_test")
r = routing("test1", "05_two_nets_test_{0}".format(OPTS.tech_name))
self.local_check(r)
# fails if there are any DRC errors on any cells

Binary file not shown.

View File

@ -60,9 +60,12 @@ class pin_location_test(unittest.TestCase):
#r.route(layer_stack,src="A",dest="B")
r.add_route(self)
r = routing("test1", "01_no_blockages_test")
self.local_check(r)
# This only works for freepdk45 since the coordinates are hard coded
if OPTS.tech_name == "freepdk45":
r = routing("test1", "06_pin_location_test_{0}".format(OPTS.tech_name))
self.local_check(r)
else:
debug.warning("This test does not support technology {0}".format(OPTS.tech_name))
# fails if there are any DRC errors on any cells
globals.end_openram()

View File

@ -12,7 +12,7 @@ import calibre
OPTS = globals.OPTS
class big_scmos_test(unittest.TestCase):
class big_test(unittest.TestCase):
"""
Simplest two pin route test with no blockages using the pin locations instead of labels.
"""
@ -58,11 +58,12 @@ class big_scmos_test(unittest.TestCase):
r.route(layer_stack,src="A",dest="B")
r.add_route(self)
# This test only runs on scn3me_subm tech
if OPTS.tech_name=="scn3me_subm":
r = routing("test1", "07_big_scmos_test")
r = routing("test1", "07_big_test_{0}".format(OPTS.tech_name))
self.local_check(r)
else:
debug.warning("Test must be run in scn3me_subm")
debug.warning("This test does not support technology {0}".format(OPTS.tech_name))
# fails if there are any DRC errors on any cells
globals.end_openram()