luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-08 04:11:47 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixed issues with load capcitance units. Changed freepdk45 r and c wire values to be more in line with cacti.

Browse Source
This commit is contained in:
Hunter Nichols
2021-08-16 22:58:26 -07:00
parent b3500982ca
commit 12c03ddd9f
4 changed files with 9 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/characterizer/cacti.py
+4 -4
View File
@@ -72,14 +72,14 @@ class cacti(simulation):
for load,slew in load_slews:
# Calculate delay based on slew and load
# Calculations expect Farad, input is Femto-Farad
load_farad = load*1e-12
load_farad = 0.052275e-12
load_farad = load*1e-15
#load_farad = 0.052275e-12
slew = 0
path_delays = self.graph.get_timing(bl_path, self.corner, slew, load_farad, self.params)
total_delay = self.sum_delays(path_delays)
debug.info(0, "total_delay={}".format(total_delay))
sys.exit()
#debug.info(0, "total_delay={}".format(total_delay))
#sys.exit()
delay_ns = total_delay.delay/1e-9
slew_ns = total_delay.slew/1e-9
max_delay = max(max_delay, total_delay.delay)