luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 08:27:11 +02:00
Code Issues Packages Projects Releases Wiki Activity

check delay chain pinout list, add cs_buf to control logic

Browse Source
This commit is contained in:
samuelkcrow
2022-07-21 19:35:01 -07:00
parent 78013d32b7
commit 11ea82e782
2 changed files with 18 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/multi_delay_chain.py
+10 -3
View File
@@ -21,7 +21,7 @@ class multi_delay_chain(design.design):
Supplying an empty pinout list will result in an output on the last stage.
"""
def __init__(self, name, fanout_list, pinout_list):
def __init__(self, name, fanout_list, pinout_list = None):
"""init function"""
super().__init__(name)
debug.info(1, "creating delay chain {0}".format(str(fanout_list)))
@@ -36,10 +36,17 @@ class multi_delay_chain(design.design):
self.rows = len(self.fanout_list)
# defaults to signle output at end of delay chain
if len(pinout_list) == 0:
if not pinout_list:
self.pinout_list = [self.rows] # TODO: check for off-by-one here
else:
self.pinout_list = pinout_list
# Set() to sort in ascending order and remove duplicates
self.pinout_list = set(pinout_list)
# Check pinout bounds
debug.check(self.pinout_list[-1] <= self.rows,
"Ouput pin cannot exceed delay chain length.")
debug.check(self.pinout_list[0] > 0,
"Delay chain output pin numbers must be positive")
self.create_netlist()
if not OPTS.netlist_only: