luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix delay test unit test results.

This commit is contained in:
Matt Guthaus 2018-07-26 16:45:09 -07:00
parent 85595b0f6f
commit 0e0516c4a6
2 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
compiler/tests/21_ngspice_delay_test.py
View File

@ -60,16 +60,16 @@ class timing_sram_test(openram_test):
'delay_hl': [0.3929995],
'slew_lh': [0.02160862]}
elif OPTS.tech_name == "scn3me_subm":
golden_data = {'leakage_power': 0.00142014,
'delay_lh': [0.8018421],
'read0_power': [11.44908],
'read1_power': [11.416549999999999],
'write1_power': [11.718020000000001],
'write0_power': [8.250219],
'slew_hl': [0.8273725],
'min_period': 34,
'delay_hl': [1.085861],
'slew_lh': [0.5730144]}
golden_data = {'delay_hl': [11.69536],
'delay_lh': [1.260921],
'leakage_power': 0.00039469710000000004,
'min_period': 20.0,
'read0_power': [4.40238],
'read1_power': [4.126633],
'slew_hl': [1.259555],
'slew_lh': [0.9150649],
'write0_power': [4.988347],
'write1_power': [4.473887]}
else:
self.assertTrue(False) # other techs fail

2
compiler/tests/testutils.py
View File

@ -79,7 +79,7 @@ class openram_test(unittest.TestCase):
if not data_matches:
import pprint
data_string=pprint.pformat(data)
debug.info(0,"Consider replacing data in unit test with:\n"+data_string)
debug.info(0,"Data exceeded {:.1f}% tolerance:\n".format(error_tolerance*100)+data_string)
return data_matches