luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 09:58:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix errors in new run_sim calls and corners

Browse Source
This commit is contained in:
mrg
2020-11-09 13:59:46 -08:00
parent e31cbeaa6f
commit 0ba2feee53
13 changed files with 13 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/characterizer/delay.py
+1 -1
View File
@@ -782,7 +782,7 @@ class delay(simulation):
# sys.exit(1)
self.write_power_stimulus(trim=True)
self.stim.run_sim()
self.stim.run_sim(self.power_stim_sp)
trim_leakage_power=parse_spice_list("timing", "leakage_power")
debug.check(trim_leakage_power!="Failed", "Could not measure leakage power.")
debug.info(1, "Leakage power of trimmed array is {0} mW".format(trim_leakage_power * 1e3))
compiler/characterizer/setup_hold.py
+1 -1
View File
@@ -218,7 +218,7 @@ class setup_hold():
infeasible_bound,
feasible_bound))
self.stim.run_sim()
self.stim.run_sim(self.stim_sp)
clk_to_q = convert_to_float(parse_spice_list("timing", "clk2q_delay"))
setuphold_time = convert_to_float(parse_spice_list("timing", "setup_hold_time"))
if type(clk_to_q) == float and (clk_to_q < 1.1 * ideal_clk_to_q) and type(setuphold_time)==float: