luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-31 18:25:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Change path to wire_path for Anaconda package conflict

Browse Source
This commit is contained in:
Matt Guthaus
2019-01-25 15:07:56 -08:00
parent 0c3baa5172
commit 09d6a63861
5 changed files with 19 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/03_path_test.py
+5 -5
View File
@@ -13,7 +13,7 @@ class path_test(openram_test):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
import path
import wire_path
import tech
import design
@@ -27,7 +27,7 @@ class path_test(openram_test):
[0, 3 * min_space ],
[0, 6 * min_space ]]
w = design.design("path_test0")
path.path(w,layer_stack, position_list)
wire_path.wire_path(w,layer_stack, position_list)
self.local_drc_check(w)
@@ -44,7 +44,7 @@ class path_test(openram_test):
[-1 * min_space, 0]]
position_list = [[x+min_space, y+min_space] for x,y in old_position_list]
w = design.design("path_test1")
path.path(w,layer_stack, position_list)
wire_path.wire_path(w,layer_stack, position_list)
self.local_drc_check(w)
min_space = 2 * tech.drc["minwidth_metal2"]
@@ -60,7 +60,7 @@ class path_test(openram_test):
[-1 * min_space, 0]]
position_list = [[x-min_space, y-min_space] for x,y in old_position_list]
w = design.design("path_test2")
path.path(w, layer_stack, position_list)
wire_path.wire_path(w, layer_stack, position_list)
self.local_drc_check(w)
min_space = 2 * tech.drc["minwidth_metal3"]
@@ -77,7 +77,7 @@ class path_test(openram_test):
# run on the reverse list
position_list.reverse()
w = design.design("path_test3")
path.path(w, layer_stack, position_list)
wire_path.wire_path(w, layer_stack, position_list)
self.local_drc_check(w)
globals.end_openram()