luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

connect in pin via m2 instead of m3, passes lvs now

This commit is contained in:
samuelkcrow 2022-07-19 14:00:51 -07:00
parent 12c58b0457
commit 08ac1c176a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/modules/multi_delay_chain.py
View File

@ -210,7 +210,7 @@ class multi_delay_chain(design.design):
self.add_via_stack_center(from_layer=a_pin.layer, self.add_via_stack_center(from_layer=a_pin.layer,
to_layer="m3", to_layer="m3",
offset=mid_loc) offset=mid_loc)
self.add_path("m3", [a_pin.center(), mid_loc]) self.add_path("m2", [a_pin.center(), mid_loc])
self.add_layout_pin_rect_center(text="in", self.add_layout_pin_rect_center(text="in",
layer="m3", layer="m3",