mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 01:24:39 +02:00
connect in pin via m2 instead of m3, passes lvs now
This commit is contained in:
@@ -210,7 +210,7 @@ class multi_delay_chain(design.design):
|
||||
self.add_via_stack_center(from_layer=a_pin.layer,
|
||||
to_layer="m3",
|
||||
offset=mid_loc)
|
||||
self.add_path("m3", [a_pin.center(), mid_loc])
|
||||
self.add_path("m2", [a_pin.center(), mid_loc])
|
||||
|
||||
self.add_layout_pin_rect_center(text="in",
|
||||
layer="m3",
|
||||
|
||||
Reference in New Issue
Block a user