luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 16:51:40 +02:00
Code Issues Packages Projects Releases Wiki Activity

Default to no hierarchical word lines.

Browse Source
This commit is contained in:
mrg
2020-11-19 10:48:35 -08:00
parent 35c162acbd
commit 033111a5f3
4 changed files with 9 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/bank.py
+1 -4
View File
@@ -375,10 +375,7 @@ class bank(design.design):
port=port))
self.add_mod(self.port_address[port])
try:
local_array_size = OPTS.local_array_size
except AttributeError:
local_array_size = 0
local_array_size = OPTS.local_array_size
if local_array_size > 0:
# Find the even multiple that satisfies the fanout with equal sized local arrays
compiler/modules/port_address.py
+3 -4
View File
@@ -145,11 +145,10 @@ class port_address(design.design):
cols=self.num_cols)
self.add_mod(self.wordline_driver_array)
try:
local_array_size = OPTS.local_array_size
local_array_size = OPTS.local_array_size
if local_array_size > 0:
driver_size = max(int(self.num_cols / local_array_size), 1)
except AttributeError:
local_array_size = 0
else:
# Defautl to FO4
driver_size = max(int(self.num_cols / 4), 1)