mirror of https://github.com/VLSIDA/OpenRAM.git
52 lines
2.2 KiB
Python
52 lines
2.2 KiB
Python
|
#!/usr/bin/env python3
|
||
|
|
"""
|
||
|
|
Run a regression test on a 1 bank SRAM
|
||
|
|
"""
|
||
|
|
|
||
|
|
import unittest
|
||
|
|
from testutils import header,openram_test
|
||
|
|
import sys,os
|
||
|
|
sys.path.append(os.path.join(sys.path[0],".."))
|
||
|
|
import globals
|
||
|
|
from globals import OPTS
|
||
|
|
import debug
|
||
|
|
|
||
|
|
#@unittest.skip("SKIPPING 20_psram_1bank_2mux_1w_1r_test, odd supply routing error")
|
||
|
|
class psram_1bank_2mux_1w_1r_test(openram_test):
|
||
|
|
|
||
|
|
def runTest(self):
|
||
|
|
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
|
||
|
|
from sram import sram
|
||
|
|
from sram_config import sram_config
|
||
|
|
OPTS.bitcell = "bitcell_1w_1r"
|
||
|
|
OPTS.replica_bitcell="replica_bitcell_1w_1r"
|
||
|
|
|
||
|
|
OPTS.num_rw_ports = 0
|
||
|
|
OPTS.num_w_ports = 1
|
||
|
|
OPTS.num_r_ports = 1
|
||
|
|
|
||
|
|
c = sram_config(word_size=4,
|
||
|
|
num_words=32,
|
||
|
|
num_banks=1)
|
||
|
|
c.num_words=32
|
||
|
|
c.words_per_row=2
|
||
|
|
c.recompute_sizes()
|
||
|
|
debug.info(1, "Layout test for {}rw,{}r,{}w psram with {} bit words, {} words, {} words per row, {} banks".format(OPTS.num_rw_ports,
|
||
|
|
OPTS.num_r_ports,
|
||
|
|
OPTS.num_w_ports,
|
||
|
|
c.word_size,
|
||
|
|
c.num_words,
|
||
|
|
c.words_per_row,
|
||
|
|
c.num_banks))
|
||
|
|
a = sram(c, "sram")
|
||
|
|
self.local_check(a, final_verification=True)
|
||
|
|
|
||
|
|
globals.end_openram()
|
||
|
|
|
||
|
|
# run the test from the command line
|
||
|
|
if __name__ == "__main__":
|
||
|
|
(OPTS, args) = globals.parse_args()
|
||
|
|
del sys.argv[1:]
|
||
|
|
header(__file__, OPTS.tech_name)
|
||
|
|
unittest.main()
|