Created VHDL frontend efforts (markdown)

Phil Tomson 2018-03-26 11:51:10 -07:00
parent c3ebfd53db
commit cbb47f3c83
1 changed files with 2 additions and 0 deletions

2
VHDL-frontend-efforts.md Normal file

@ -0,0 +1,2 @@
* https://github.com/tgingold/ghdlsynth-beta
Requires a minor patch to the yosys Makefile. Most of the heavy lifting is actually done in https://github.com/ghdl/ghdl/tree/master/src/synth