Initial page

Aleks-Daniel Jakimenko-Aleksejev 2016-11-12 23:57:31 +02:00
parent ff84bccd1a
commit 419b3b45c1
1 changed files with 3 additions and 0 deletions

3
Tutorials.md Normal file

@ -0,0 +1,3 @@
Add here any tutorials related to yosys:
* https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki/Home_EN