mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-28 17:14:11 +02:00
9 lines
75 B
Verilog
9 lines
75 B
Verilog
module top;
|
|
sub s0();
|
|
foo f0();
|
|
endmodule
|
|
|
|
module foo;
|
|
sub s0();
|
|
endmodule
|