mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-01 18:47:29 +02:00
5 lines
87 B
Verilog
5 lines
87 B
Verilog
module dff( input d, clk, output reg q );
|
|
always @( posedge clk )
|
|
q <= d;
|
|
endmodule
|