This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-08 12:44:23 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
fecd3aa2b15a20fc72d790b2437ee016ae879c14
yosys
/
techlibs
/
common
T
History
Clifford Wolf
c4b8575f43
Add "wreduce -keepdc",
fixes
#1016
...
Signed-off-by: Clifford Wolf <
[email protected]
>
2019-05-20 15:36:13 +02:00
..
.gitignore
…
adff2dff.v
…
cellhelp.py
…
cells.lib
…
cmp2lut.v
…
dff2ff.v
…
gate2lut.v
…
Makefile.inc
…
pmux2mux.v
…
prep.cc
Add "wreduce -keepdc",
fixes
#1016
2019-05-20 15:36:13 +02:00
simcells.v
…
simlib.v
Improve $specrule interface
2019-04-23 22:57:10 +02:00
synth.cc
Run "peepopt" in generic "synth" pass and "synth_ice40"
2019-04-30 08:10:37 +02:00
techmap.v
…