Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 18:13:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
fd56d1f79e8bd539cb63a03cb20210fc29fd2c19
yosys/passes
T
History
Jannis Harder fd56d1f79e opt_expr: Constant fold mux, pmux, bmux, demux, eqx, nex cells
2022-11-29 19:06:45 +01:00
..
cmds
Rst docs conversion (#3496)
2022-11-15 12:55:22 +01:00
equiv
Add "check -assert" to equiv_opt
2022-10-07 16:04:51 +02:00
fsm
mention prerequisites in fsm_detect and fsm help
2022-11-21 16:07:23 +01:00
hierarchy
Support importing verilog configurations using Verific
2022-11-25 13:02:11 +01:00
memory
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
opt
opt_expr: Constant fold mux, pmux, bmux, demux, eqx, nex cells
2022-11-29 19:06:45 +01:00
pmgen
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
proc
proc_rom: Add special handling of const-0 address bits.
2022-05-18 17:32:30 +02:00
sat
sat: Add -set-def-formal option to force defined $any* outputs
2022-11-28 14:50:52 +01:00
techmap
simplemap: Map $xnor to $_XNOR_ cells
2022-11-29 19:06:45 +01:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
Powered by Gitea Version: 1.27.2 Page: 67ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API