Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 11:29:42 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
fc72f07efdfbc1b87c4838af6138cdaa3cfd97ff
yosys/techlibs/common
T
History
Eddie Hung 8829cba901 Merge remote-tracking branch 'origin/clifford/pmgenstuff' into xc7mux
2019-05-02 11:25:34 -07:00
..
.gitignore
Added first help messages for cell types
2015-10-14 16:27:42 +02:00
adff2dff.v
Added adff2dff.v (for techmap -share_map)
2014-08-07 16:14:38 +02:00
cellhelp.py
Progress on cell help messages
2015-10-17 02:35:19 +02:00
cells.lib
Added cells.lib
2015-01-16 15:50:42 +01:00
cmp2lut.v
cmp2lut: new techmap pass.
2019-01-02 07:53:31 +00:00
dff2ff.v
Add dff2ff.v techmap file
2017-05-31 11:45:58 +02:00
gate2lut.v
gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.
2018-12-05 17:13:27 +00:00
Makefile.inc
cmp2lut: new techmap pass.
2019-01-02 07:53:31 +00:00
pmux2mux.v
Added techlibs/common/pmux2mux.v
2014-01-17 20:06:15 +01:00
prep.cc
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
simcells.v
Fix typo.
2018-12-05 17:13:27 +00:00
simlib.v
Add $allconst and $allseq cell types
2018-02-23 13:14:47 +01:00
synth.cc
Merge remote-tracking branch 'origin/clifford/pmgenstuff' into xc7mux
2019-05-02 11:25:34 -07:00
techmap.v
Added $ff and $_FF_ cell types
2016-10-12 01:18:39 +02:00
Powered by Gitea Version: 1.27.2 Page: 2913ms Template: 147ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API