This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-08 12:44:23 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
fc72f07efdfbc1b87c4838af6138cdaa3cfd97ff
yosys
/
backends
/
verilog
T
History
Clifford Wolf
0e0c80fac8
Add support for zero-width signals to Verilog back-end,
fixes
#948
...
Signed-off-by: Clifford Wolf <
[email protected]
>
2019-04-22 19:44:42 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Add support for zero-width signals to Verilog back-end,
fixes
#948
2019-04-22 19:44:42 +02:00