luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/backends/verilog
History
Eddie Hung 20ca795b87 Remove check for cell->name[0] == '$' 2019-02-06 14:53:40 -08:00
..
Makefile.inc initial import 2013-01-05 11:13:26 +01:00
verilog_backend.cc Remove check for cell->name[0] == '$' 2019-02-06 14:53:40 -08:00