mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 10:03:36 +02:00
4 lines
66 B
Verilog
4 lines
66 B
Verilog
module top(input x, output y);
|
|
top top_i(.x(x), .y(y));
|
|
endmodule
|